DSP Implementation of a Video Bitrate Transcoder

Introduction

Communication networks place bandwidth constraints on video transmission. Original video content usually compressed at a high bit rate to keep video quality close to the original. The network bandwidth limits require the video data to be converted to lower bit rate by real-time video transcoding before transmission. Video transcoding algorithms use information from input compressed video streams to simplify computation and to improve video quality. In this paper, we propose a digital signal processor (DSP) implementation of a low complexity open loop MPEG-2 video transcoder, operating entirely in the frequency domain. Open-loop transcoders are computationally efficient, mainly used in systems with real-time requirements.

When choosing an implementation platform for next generation products, many factors are evaluated, such as performance, power consumption, cost, simplicity of development and another necessary feature is overall system flexibility [1].

1. Implementation platforms

Different platforms with different features are existed. ASICs (Application Specific Integrated Circuit) or ASSPs (Application Specific Standard Product) are ICs (Integrated Circuit) customized for a particular use, rather than intended for general-purpose use, FPGAs (Field Programmable Gate Array) are integrated circuits designed to be configured by the customer or designer after manufacturing, DSPs (Digital Signal Processor) are specialized microprocessors with optimized architecture for fast operational needs of digital signal processing and CPUs the more and more powerful general purpose microprocessors.

1.1. ASIC

ASIC-based solutions offered high performance with the lowest power consumption and unit cost. However, ASICs presented several problems. One of these is increasingly high development cost in time (two or more years to product elaboration) and money. To recoup design costs requires prohibitively high expenses [2].

Another problem with ASICs is the lack of flexibility. With its long design cycles, ASICs are unable to respond effectively to rapidly shifting customer needs.

1.2. FPGA

FPGAs provide a great deal of flexibility and today’s FPGAs use cutting edge 45 nm silicon technology and offer a wide array of speeds and capacity options. While not as flexible as CPUs, FPGAs can be programmed to provide the exact needs of the system application. The feature set can be aligned with what the system designer needs and it can be implemented much faster than the typical two-year ASIC cycle. However, FPGAs by themselves can be quite expensive to deploy, and can be very difficult to programing [3].

FPGAs usually used at a lower level in a system architecture where the computational complexity is simple but data rate is high and processing speed very important. In digital television network equipments FPGAs used for Transport Stream remultiplexing, PID (Packet IDentifier) filtering, PCR (Program Clock Reference) correction or to provide complementary accelerator support to video encoder or decoder DSPs.

1.3. DSP

Originally the main difference between DSPs and other SIMD capable CPUs was that the DSPs were self-contained processors with their own signal processing optimized instruction set, and generally operated in internal RAM driven by DMA transfers. Contemporary DSPs on the other hand combine the features of low-power DSPs with the fea-
tures traditionally associated with general-purpose microprocessors, such as privilege modes, large general purpose register file, external memory access and memory protection. To process multiple instructions per clock cycle, DSPs use VLIW (Very Long Instruction Word) techniques - in contrast to superscalar architecture of general purpose processors, which execute the instructions in deterministic order and time frame.

Fig. 1. Heterogeneous multicore DSP with video accelerators [4]

Many kinds of new DSPs families are focused on certain types of digital signal processing applications. While the DSP part of these ICs are more general purpose, they offer integrated specialized fixed function (although configurable) accelerators, for example for common video processing tasks, as shown on Fig. 1. These devices are able to offer a balance between ASIC-like cost and power and the flexibility of programmable DSPs [2].

Traditional DSP code development flow involved validating the C language model for correctness on a host PC and then porting that C code to hand coded DSP assembly language. This was time consuming and led to many errors. Contemporary DSP development tool-set contains optimizing C/C++ compiler, therefore the whole application can reside in a C/C++ framework that is simpler to maintain, support, and upgrade.

1.4. General purpose microprocessors

For flexibility reasons, many system designs stick with off-the-shelf CPUs such as an x86 variant processor running on a standard server or desktop motherboard. Other CPU centric solutions deploy more embedded solutions using multi-function CPUs such as an ARM variant or embedded version of PowerPC processor. Furthermore, updated general purpose processors have DSP like instruction set extension usually in the form of SIMD (Single Instruction, Multiple Data) vector instructions.

Today, many up-to-date embedded CPUs are actually faster than low-cost fixed-point DSPs. But in signal processing applications, embedded general purpose CPUs typically can't compete with DSP processors on power and cost efficiency, and they usually lack the specialized on-chip integration and development tools needed for signal processing applications.

2. Video transcoding

Generally, there exist three transcoding architectures for homogeneous bit-rate transcoding: cascaded decoder and an encoder, closed-loop transcoder and open-loop transcoder. Homogeneous transcoding performs conversion between video bitstreams of the same standard, bit-rate transcoding changes only the video bit-rate with fixed spatial and time resolution.

The most straightforward transcoding architecture is to cascade a decoder and an encoder directly. In this architecture, the incoming source video stream is fully decoded, and then the decoded video re-encoded into the target video stream with desirable bit-rate or format. It is computationally difficult, but often used way of video transcoding [5].

More simple computation solution is the closed-loop encoder that is a concatenation of a decoder and a simplified encoder. Rather than performing full-scale motion estimation, as in a standalone video encoder, the encoder reuses the motion vectors along with other information extracted from the input video bitstream. Thus, the motion estimation, which usually accounts for significant part of the encoder computation [6], is omitted.

Fig. 2. Open-loop transcoder: VLD - Variable Length Decoder, Q – Quantizer, Q-1 – Dequantizer, VLC – Variable Length Coder

To address another major source of computational complexity, DCT (Discrete Cosine Transform), open-loop transcoding is used, since open-loop transcoding operates directly on the DCT coefficients. In open-loop transcoders, shown on Fig. 2, the process of video coding is reversed until the quantization step, a new quantizer value is calculated for lower bitrate, then the DCT coefficients requantized with this new quantizer value - without inverse DCT transformation, and the rest of the video coding process is executed again with the new DCT coefficient values.

Disadvantage of open-loop transcoders is broken prediction feedback loop, hence the name
open-loop, that causes encoder/decoder predictor mismatch, called drift error and it may cause considerable degradation to the video quality.

Actually there is the same idea behind all three transcoding architectures. To reduce bitrate, a higher quantizer step size is determined, so the amount of information contained in each picture will be lower, which means lower bitrate for the entire video stream.

2.1. DSP implementation

DSPs and SIMD instructions are effective for applications that are highly parallelizable and require execution of the same operation over and over again; they are less effective for applications with less uniform computational demands. Motion estimation, DCT and inverse DCT are well-suited for DSP execution: they require many identical, for example, multiply-accumulate operations that can be run in parallel. If the application requires frequent decision making and branches, however, DSP or SIMD may be not a good fit [7].

By simplifying the video transcoding architectures, processing stages with high computational requirements are left out of the transcoder design, what remains is code with frequent decision making and branches. This type of application can be difficult to implement efficiently on a traditional DSP architectures.

Some of the newer, more complex codecs (such as H.264) also require computationally demanding portions of the code to be finely interleaved with decision-making code. To help address this challenge, up-dated DSP and SIMD designs include conditional instruction execution to reduce the need for branches.

DSP application development starts with a C/C++ model on a host PC. With advanced DSP development tools, nearly the same C/C++ code can be run on DSP devices as on general purpose CPUs. Also today DSP ICs are SoC (System on Chip) designs, therefore they have many interfaces like PC has, for example Ethernet network controller. That enables the comparison of the same transcoding algorithm running on general purpose processors and on DSPs with the same sources from IP network.

3. Experimental results

We analyzed our implementation of open-loop MPEG-2 video transcoder [8] on three different general purpose processors and a DSP with the same input MPEG-2 SD video stream.

In the first row of Table 1 the average frame time \( t_f \) in microseconds shown that was measured while transcoding 200 video frames from the input video stream. In the second row we can see the average number of frames (fps) that can be transcoded in one second.

Because not every tested processors run on the same clock speed, the third row of Table 1 shows normalized values of the average transcoding time \( t_{fn} \) for a theoretical 2GHz P4 and a theoretical 2GHz DSP, with the normalized frame per second (fps\(_n\)) values in the fourth row.

### References


### Table 1. Frame rate with different processors

<table>
<thead>
<tr>
<th>Processor</th>
<th>Core2Duo 2 GHz</th>
<th>Athlon64 2 GHz</th>
<th>P4 HT 2.8 GHz</th>
<th>C6437 600 MHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_f ), us</td>
<td>4007</td>
<td>8269</td>
<td>5072</td>
<td>29954</td>
</tr>
<tr>
<td>fps</td>
<td>249.56</td>
<td>120.93</td>
<td>197.16</td>
<td>33.38</td>
</tr>
<tr>
<td>( t_{fn} ), us</td>
<td>4007</td>
<td>8269</td>
<td>7100.8</td>
<td>8986.2</td>
</tr>
<tr>
<td>fps(_n)</td>
<td>249.56</td>
<td>120.93</td>
<td>140.83</td>
<td>111.28</td>
</tr>
</tbody>
</table>

1 Національний технічний університет України «Київський політехнічний інститут»
2 Університет г. Мишкольц, Венгія