[1]
Arutyunyan, A. 2010. Linear placement of digital integrated circuit cells taking into account delay reserves in circuits. Electronics and Communications. 15, 3 (Mar. 2010), 79–82. DOI:https://doi.org/10.20535/2312-1807.2010.15.3.306098.