Designing an embedded system in CAD based on behavioral models
Main Article Content
Abstract
Despite the wide range of means design of embedded systems (IS), the system specification development process is incompletely automated. The purpose of the work is to develop an approach to specification design VS based on the behavioral model of system operation, which additionally solves the problem of choosing the optimal number of system processes and describes the transition from the system specification to its hardware and software implementation. General research methods are: theory design of computing systems; methods of optimizing hardware costs; methods design of aircraft using language VHDL. The proposed approach can be applied in the development of complex systems.
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
References
S. Ouadjaout and D. Houzet, “Generation of Embedded Hardware/Software from SystemC”, EURASIP Journal on Embedded Systems, vol. 2006, pp. 1–11, Jan. 2006. DOI:10.1155/ES/2006/18526
C. Haubelt, “A SystemC-Based Design Methodology for Digital Signal Processing Systems”, EURASIP Journal on Embedded Systems, vol. 2007, pp. 1–22, Jan. 2007. DOI:10.1155/2007/47580
B. Knerr, M. Holzer, and M. Rupp, “RRES: A Novel Approach to the Partitioning Problem for a Typical Subset of System Graphs”, EURASIP Journal on Embedded Systems, vol. 2008, pp. 1–13, Jan. 2008. DOI:10.1155/2008/259686
R. Dömer, “System-on-Chip Environment: A SpecC-Based Framework for Heterogeneous MPSoC Design”, EURASIP Journal on Embedded Systems, vol. 2008, no. 1, p. 647953, Jan. 2008. DOI:10.1155/2008/647953
I. Grout, Digital systems design with FPGAsand CPLDs, Elsevier Ltd, 2008, p. 724.
E. Suvorova and Y. Sheinin, Design-digital systems on VHDL, St. Petersburg: BHV-Petersburg, 2003, p. 576.
