Power Efficient, Low Noise 2-5 GHz Phase Locked Loop
Main Article Content
Abstract
A power and noise efficient solution for phase locked loop (PLL) is presented. A lock detector is implemented to deactivate the PLL components, except the voltage controlled oscillator (VCO), in the locked state. Signals deactivating/activating the PLL are discussed on system level. The introduced technique significantly saves power and decreases PLL output jitter. As a result whole PLL power consumption and output noise decreased about 35-38% in expense of approximately 17% area overhead
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
References
J. Huang, L. Tao and Z. Li, "A low-jitter and low-power clock generator," 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, 2010, pp. 385-387, doi: 10.1109/ICSICT.2010.5667706.
Dasnurkar S., Abraham J. “PLL lock time prediction and parametric testing by lock waveform characterization”, IEEE 16th International Mixed-Signals, Sensors and Systems Test Workshop, Jul 2010, pp.1-5.
S. P. Bruss and R. R. Spencer, "A 5GHz CMOS PLL with low KVCO and extended fine-tuning range," 2008 IEEE Radio Frequency Integrated Circuits Symposium, 2008, pp. 669-672, doi: 10.1109/RFIC.2008.4561526.
Roland E. Best, Phase-Locked Loops design, simulation and applications,McGraw-Hill, 2003, p. 417 ISBN-10: 0071412018
Kuhyunk K., Kaushik R. Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase locked Loop, DAC, p. 934-939, Jun. 2007
K. Roy, S. Mukhopadhyay and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," in Proceedings of the IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003, doi: 10.1109/JPROC.2002.808156.
Masanori K., Hiroaki S. Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling, DAC, Jun. 2008
HSPICE Applications Manual, Synopsys Inc, p.196, 2010
