Analysis of Vth hopping power consumption method
Main Article Content
Abstract
An energy saving model for VTH hopping scheme was proposed. The appropriate energy saving equations were calculated. Based on that model the VTH hopping problem was defined and heuristic algorithm was used for that problem resolving. Nearly 30% static power saving was achieved using this method, while the area overhead is less than 3%.
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
References
C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, “NoC topology synthesis for supporting shutdown of voltage islands in SoCs”, in Proceedings of the 46th Annual Design Automation Conference, San Francisco California, 2009, pp. 822–825. DOI:10.1145/1629911.1630121
V. Veetil, D. Sylvester, D. Blaauw, S. Shah, and S. Rochel, “Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence”, in Proceedings of the 46th Annual Design Automation Conference, San Francisco California, 2009, pp. 154–159. DOI:10.1145/1629911.1629956
H. Falk, “Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits”, Proceedings of the IEEE, vol. 91, no. 2, pp. 303–304, Feb. 2003. DOI:10.1109/JPROC.2003.808154
A. Sathanur, A. Pullini, L. Benini, G. De Micheli, and E. Macii, “Physically clustered forward body biasing for variability compensation in nanometer CMOS design”, in 2009 Design, Automation & Test in Europe Conference & Exhibition, Nice, 2009, pp. 154–159. DOI:10.1109/DATE.2009.5090650
S. Hong, S. Yoo, B. Bin, K.-M. Choi, S.-K. Eo, and T. Kim, “Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution”, in 2008 Design, Automation and Test in Europe, Munich, Germany, 2008, pp. 242–247. DOI:10.1109/DATE.2008.4484693
