The Network on Chip Quasi optimal Topology Analysis Method
Main Article Content
Abstract
The article concentrates upon the synthesis of network-on-chip topologies, based on the evolutionary computations method. The optimality criteria of the network-on-chip topologies and a new class of quasi-optimal topologies are proposed. The requirements for quasi-optimal topologies are defined. The genetic algorithm GeNoC for the synthesis of quasi-optimal network-on-chip topologies with the number of nodes up to 100 is developed. By using the mathematical methods of optimization the analysis of the obtained quasi-optimal topologies is performed. The importance coefficients correction method of the objective function in the synthesis of quasi-topologies is proposed; as a result, the difference in their performance compared to theoretically possible optimal topologies is reduced up to 1,8%.
References 7.
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
References
Akulich I.L. (1986), “Matematicheskoe pro-grammirovanie v primerakh i zadachakh”. M.: Vyshaya shkola. P. 319. (Rus)
Axel J., Hannu T. (2003), “Networks on Chip”. Kluwer Academic Publishers, Dordrecht. P. 303.
Dally W., Towles B. (2004), “Principles and practices of interconnection networks”. El-seiver. P. 550.
O. Romanov, O. Lysenko. (2014), “The Evolu-tionary Computation Method for the Synthesis of Networks-on-Chip Quasi-optimal Topolo-gies”. IEEE 34th International Scientific Con-ference on Electronics and Nanotechnology (ELNANO). Kyiv: NTUU ”KPI”. Pp. 403–407.
Saldana M., Shannon L., Yue J.S. (2007), “Pre-diction of Network Topologies in FPGAs”. IEEE Transactions on VLSI Systems. Vol. 15. No. 8. Pp. 948–951.
Taylor M., Kim J., Miller J. (2001), “The Raw Processor – A Scalable 32-bit Fabric for Em-bedded and General Purpose Computing”. Proceedings of Hotchips XIII. MIT. Pp. 3–6.
P. Yaganov, L. Pavlov, O. Romanov. (2013), “The Analysis of Quasi-optimal Topologies of Networks-on-chip on Meeting the Global Optimum”. Naukoyemni tekhnologiyi. Zbirnyk naukovykh prats'. Kyiv: NAU, No4 (20). Pр. 394–397.
