Technological Causes of p-n-Junction Break-down of Silicon p-i-n Photodiodes
Article Sidebar
Main Article Content
Abstract
During the manufacture of coordinate quadrant p-i-n photodiodes with a high reverse bias voltage Ubias≥200 V, it was observed the presence of a systematic lack of products at the level of the dark current of one (rarely several) photosensitive element. After measuring the volt-ampere characteristics, it was seen that the cause of this is a breakdown of the p-n junction.
Effective methods of increasing the breakdown voltage are reducing the specific resistance of the silicon used, increasing the thickness of the substrate and the depth of the p-n junctions, reducing the concentration of alloying impurities, but these methods should be used in cases that allow the degradation of the relevant parameters to be neglected. In particular, it is necessary to provide a level of technology that reduces the probability of a breakdown.
A number of technological factors that can be the reasons for reducing the breakdown voltage of the p-n junction have been established and investigated. Strong influence on the breakdown voltage. have crystallographic defects, in particular dislocations falling into the region of the p-n junction. By reducing the concentration of alloying impurities, it is possible to significantly reduce the density of dislocations with a small increase in the levels of dark currents. This helps to eliminate the probability of a breakdown.
After operations of sprinkling chrome-gold on the reverse side of such a substrate, the appearance of breakdowns was detected. The cause of which are defects formed as a result of local melting of silicon when gold "droplets" with a temperature higher than the melting temperature of silicon fall on it, as a result of boiling in the evaporator. Іt is possible to reduce the probability of the appearance of these defects by spraying from closed evaporators or by increasing the etchability of spraying on the damper.
During photolithography, in particular, when etching windows in the oxide, etching wedges are formed, which direct the output of the p-n junction to the surface at an acute angle. These areas are places with an increased level of electric field intensity, respectively, places of probable localization of the breakdown. This can be avoided by using photoresists that provide minimal etching wedges. Irregularities between the oxide windows can also lead to a decrease in the probo voltage, the probability of this can be reduced by careful control of the development and exposure operations and the use of defect-free templates.
Another reason for a breakdown can be a violation of the p-n junction due to welding of the contact terminals. In this case, it is a thermal breakdown. This can be avoided by increasing the size of the contact pads with their expansion on silicon oxide, accordingly, welding on the surface of the oxide reduces the probability of a hole. Another method is a local increase in the depth of the p-n junction, but in this case additional technological operations must be carried out.
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
Authors who publish with this journal agree to the following terms:- Authors retain copyright and grant the journal right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgement of the work's authorship and initial publication in this journal.
- Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the journal's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgement of its initial publication in this journal.
- Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See The Effect of Open Access).
References
Kukurudziak M. S., Dobrovolsky Yu. G. “Silicon p-i-n photodiode with increased pulse sensitivity”. Tekhnologiya i Konstruiro-vanie v Elektronnoi Apparature, 2021, no. 1–2, pp. 61–67. DOI: https://doi.org/10.15222/TKEA2021.1-2.61
Setera B., Christou A. Challenges of Overcoming Defects in Wide Bandgap Semiconductor Power Electronics. Electronics 2022, 11, 10. DOI: https://doi.org/10.3390/electronics11010010
Setera B., & Christou A. Threading dislocations in GaN high-voltage switches. Microelectronics Reliability, 2021, 124, 114336. DOI: https://doi.org/10.1016/j.microrel.2021.114336
Weber Y. Mechanism of breakdown voltage wavering in power MOSFET induced by silicon crystalline defect. Microelectronics Reliability, 2011, 51(9-11), 1908-1912. DOI: https://doi.org/10.1016/j.microrel.2021.114336
Fiorenza, P., Adamo, S., Alessandrino, M. S., Bottari, C., Carbone, B., Di Martino, C.,... & Roccaforte, F. “Correlation between MOSFETs breakdown and 4H-SiC epitaxial defects” in 2021 IEEE International Reliability Physics Symposium (IRPS) pp. 1-6, March, 2021. DOI: https://doi.org/10.1109/IRPS46558.2021.9405148
Beck, A. L., Yang, B., Guo, X., & Campbell, J. C. “Edge breakdown in 4H-SiC avalanche photodiodes,” IEEE journal of Quan-tum Electronics, 40(3), 321-324, 2004. DOI: https://doi.org/10.1109/JQE.2003.823033
Pitts, O. J., Hisko, M., Benyon, W., Bonneville, G., Storey, C., & SpringThorpe, A. J. (2017). Planar avalanche photodiodes with edge breakdown suppression using a novel selective area growth based process. Journal of Crystal Growth, 470, 149-153. DOI: http://dx.doi.org/10.1016/j.jcrysgro.2017.04.029
Glunz, Stefan W., and Frank Feldmann. "SiO2 surface passivation layers–a key technology for silicon solar cells." Solar Energy Materials and Solar Cells, vol. 185, pp. 260-269, 2018. DOI: https://doi.org/10.1016/j.solmat.2018.04.029
Sirtl E., Adler. A. “Flubsaure als sperifishes system zur atzgrubenentwicklang auf silizium”, Z. Metallk. Vol.119, no. 6. pp. 529-531, 1961.
N. M. Tugov, B. A. Glebov, N. A. Charykov, Poluprovodnikovyye pribory: Uchebnik dlya vuzov [Semiconductor devices: Text-book for universities], Ed. V. A. Labuntsov, Energoatomizdat, Moscow, 1990. 576 p.
Kukurudziak M.S. “Formation of Dislocations During Phosphorus Doping in the Technology of Silicon p-i-n Photodiodes and their Influence on Dark Currents,” Journal of nano- and electronic physics. vol. 14 no 4, 04015(6сс), 2022. DOI: https://doi.org/10.21272/jnep.14(4).04015
S. Zie. Physics of semiconductor devices. Moscow: Mir, 1984, vol. 2, p. 347
M. S. Kukurudziak, E. V. Maistruk, "Influence of chromium sublayer on silicon P-I-N photodiodes responsivity," Proc. SPIE 12126, Fifteenth International Conference on Correlation Optics, 121261V, 20 December 2021. DOI: https://doi.org/10.1117/12.2616170
Kukurudziak, M. S., & Maistruk, E. V. “Features of Diffusion Doping and Boron Gettering of Silicon pin Photodiodes” in 2022 IEEE 3rd KhPI Week on Advanced Technology (KhPIWeek) pp. 1-6. 2022. DOI: https://doi.org/10.1109/KhPIWeek57572.2022.9916420
Reyvi K. Defekty i primesi v poluprovodnikovom kremnii [Defects and impurities in semiconductor silicon]. Mir, Moscow, 1984. 472 p.
Tagaev, M. B., & Abdreymov, A. A. “MODELING MICROPLASMAS PN JUNCTION,” EPRA International Journal of Multidis-ciplinary Research (IJMR), 8(6), 139-145, 2022. DOI: https://doi.org/10.36713/epra2013
Scinner S. M. and oth., “Improve device reliability whith physics-of-failure techniques,” Electronsc Design, 1965 September, 13, 75-75
Datasheet FP-383. URL: https://frast.ru/frast_new/pr_pozitiv_f.html
Datasheet AZ-1518. URL: https://www.microchemicals.com/products/photoresists/az_1518.html
